Information for "UC:IL:InterlockEngineeringForSignallingWithinJBV"

Basic information

Display title	UC:IL:InterlockEngineeringForSignallingWithinJBV
Default sort key	UC:IL:InterlockEngineeringForSignallingWithinJBV
Page length (in bytes)	4,835
Page ID	135
Page content language	en - English
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	0
Counted as a content page	Yes

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Page creator	wiki2>Ferri Leberl
Date of page creation	16:27, 29 January 2018
Latest editor	RailML Coord Documentation (talk \| contribs)
Date of latest edit	15:48, 25 November 2024
Total number of edits	7
Total number of distinct authors	2
Recent number of edits (within past 90 days)	1
Recent number of distinct authors	1

Hidden category (1)	This page is a member of a hidden category: Category:AllUseCases
Transcluded templates (12)	Templates used on this page: Template:Deu (view source) Template:Rml (view source) Template:UC complexity (view source) Template:UC data (view source) Template:UC description (view source) Template:UC flows (view source) Template:UC focus (view source) Template:UC interference (view source) Template:UC title (view source) Template:UC update (view source) Template:UCpdf (view source) Template:UseCase (view source)
Pages transcluded on (2)	Templates used on this page: UC:UseCases (view source) Template:UC:Use cases/table (view source)